Free hands on Webinar on VLSI Design
August 27, 2019
Free hands on Webinar on VLSI Design using VERILOG HDL conducted by MAVEN SILICON is being organized by ECE Deptt. On 28th August 2019 from 10:00am to 1:00pm in BVS auditorium.
Interested faculty members may join the same.
